Forum: GNU Radio DC offset problem on OOK modulation

Announcement (2017-05-07): www.ruby-forum.com is now read-only since I unfortunately do not have the time to support and maintain the forum any more. Please see rubyonrails.org/community and ruby-lang.org/en/community for other Rails- und Ruby-related community platforms.
051a38020a2f15e4604075dfc309b3aa?d=identicon&s=25 Yong J. Chang (Guest)
on 2009-01-30 01:14
(Received via mailing list)
Hi all,

Now I'm working on OOK modulation/demodulation with RFX2400 d'board.
I modified dbpsk.py and psk.py in order to get [1+0*j , 0+0*j] baseband
signal and verified this signal is sending to USRP board. Since I'm
using tx
amplitude=14000, the range is [+14000,0] in real axis.

But, I read this post releated with OOK modulation.

http://www.nabble.com/On-Off-Keying-td19729627.htm...

I cannot understand DC offset problem. As I know, the signal we transmit
is

s(t) = sqrt(2)*SI(t)*cos(2*pi*fc*t) - sqrt(2)*SQ(t)*sin(2*pi*fc*t);

SI(t) and SQ(t) are the baseband signal we are feeding from PC to USRP,
the
range is [-32767,32767].

In OOK modulation, SI(t)=+14000 or 0, and SQ(t)=0 assuming that I do not
use
RRC filter.
This signal will be passing through CIC in FPGA and feeded into AD9862.
After that, it will be upconverted to carrier frequency. But after DUC,
it
might still be signed data. So I'm still confused of what the DC offset
problem is.

I have two questions,

1. Is it true that all bit streams handled in FPGA are signed data?

2. If yes, why do we experience DC offset problem? And in which stage is
it
occured?
This topic is locked and can not be replied to.