Understanding Firmware & Communication

Hi,
I have following queries regarding FPGA in USRP2.

  1. Data flow for the ADC samples. To which modules does it go, how is it
    processed and finally how is it sent out by FPGA.

  2. How does the Host and FPGA communicate with each other. Is there an
    interrupt being created at the ethernet port and then Microblaze uses
    its
    interrupt handling. Which modules are involved.

  3. How does 1PPS signal help.

Thanks

This forum is not affiliated to the Ruby language, Ruby on Rails framework, nor any Ruby applications discussed here.

| Privacy Policy | Terms of Service | Remote Ruby Jobs