I am looking at the tx_buffer module. From my understanding, that module
does the interlacing of the data to be transmitted (2 I channels and 2 Q
channels). Is that correct?
Also, next to the bus_reset input declaration there is a comment saying
“Used here for the 257 hack to fix the FX2 bug”. Which bug is it talking