Hello there…
I wanted to have the schematic and possibly, the FPGA implementation
code
of the DDC circuit employed in USRP. I am not a core expert in analyzing
all
of it, just need to understand the basic implementation of DDC for
dynamic
extraction of baseband in channels up to 6MHz in bandwidth.
Thanking you in anticipation…
Regards,
Prasanna