I wanted to have the schematic and possibly, the FPGA implementation
of the DDC circuit employed in USRP. I am not a core expert in analyzing
of it, just need to understand the basic implementation of DDC for
extraction of baseband in channels up to 6MHz in bandwidth.
Thanking you in anticipation…