Has anyone actually been able to rebuild the fpga bitfile using ISE
loaded the files from the latest git and the .ucf, and I had 239 timing
errors when the process completed. I just thought before I started
through it I would ask.