Hi,
32/4=8 in the FPGA (stages ??), am i right?
thanks a lot!
slimchao
See:
http://gnuradio.org/trac/wiki/UsrpFAQ/DDC
http://gnuradio.org/trac/wiki/UsrpFAQ/DUC
BR
Firas
Hi,
32/4=8 in the FPGA (stages ??), am i right?
thanks a lot!
slimchao
See:
http://gnuradio.org/trac/wiki/UsrpFAQ/DDC
http://gnuradio.org/trac/wiki/UsrpFAQ/DUC
BR
Firas
Hi,
32/4=8 in the FPGA (stages ??), am i right?
thanks a lot!
slimchao
See:
http://gnuradio.org/trac/wiki/UsrpFAQ/DDC
http://gnuradio.org/trac/wiki/UsrpFAQ/DUC
BR
Firas
Discuss-gnuradio mailing list
[email protected]
http://lists.gnu.org/mailman/listinfo/discuss-gnuradio
Hi Firas,
thanks! i am sure that a 4 Stage CIC Decimator is in the USRP FPGA DDC
and
4x interpolation in the AD9860 (an interpolation rate of 4x is achieved
using both interpolation filters). but how many Stage CIC Interpolator
is
in the FPGA at the TX path. i guess also 4 Stage CIC Interpolator in the
FPGA, am i right?? please correct me!
thanks again
View this message in context:
http://www.nabble.com/CIC-Interpolator-Filter-in-the-FPGA-tp22757289p22768556.html
Sent from the GnuRadio mailing list archive at Nabble.com.
This forum is not affiliated to the Ruby language, Ruby on Rails framework, nor any Ruby applications discussed here.
Sponsor our Newsletter | Privacy Policy | Terms of Service | Remote Ruby Jobs