cover the range of
frequencies that correspond to 200ms cycle time.
Is above calculation correct?
The above calculation is only true at FPGA level (ADC=64MHz). At PC
side, max sampling is 8MHz (125nsec). So acquisition time for 512 FFT is
If the frequency is constant, you can use DFT instead of FFT.