I was wondering if there was a way to preload samples onto the FIFO
on the FPGA, so that I could theoretically loop through those samples
keep transmitting them? The idea was mentioned in this thread:
where the idea was briefly mentioned at the end, however I’m not sure if
its actually possible or if anyone has done it before. If it is
can someone point me in the right direction?