Is the DDC decimate by 2 half band filter built inside the FPGA ? If it
so, then how much the free available FPGA resources left after building
the present USPR circuits in it? I mean, is there a free space to modify
CIC + HBF circuit and to build a complete DDC block (CIC + CFIR + PFIR)
Thank you in advance.
View this message in context:
Sent from the GnuRadio mailing list archive at Nabble.com.