4rx FPGA image issue

GNU Radio
1

Hi all,

I’m using two USRP1 as transmitter and receiver.
I’m trying to make the receiver listening to three channels. I found
that I have to use the 4rx FPGA image for 4 RX DSPs on the USRP1.
But when I run my command with the <<
–args=“fpga=usrp1_fpga_4rx.rbf” >> option and I got this error:

thread[thread-per-block[0]: <gr_block gr uhd usrp source (6)>]:
LookupError: KeyError: Cannot find a conversion routine for conversion
ID
Input format: sc16_item16_usrp1
Num inputs: 1
Output format: fc32
Num outputs: 3

I did not understand the origin of the problem and how to resolve it.
Can anybody help me plz?

Regards,
Nada

2

On 02 May 2013 11:45, Nada ABDELKADER wrote:

Hi all,

I’m
using two USRP1 as transmitter and receiver.
I’m trying to make the
receiver listening to three channels. I found
that I have to use the
4rx FPGA image for 4 RX DSPs on the USRP1.
But when I run my command
with the <<
–args=“fpga=usrp1_fpga_4rx.rbf” >> option and I got this
error:

thread[thread-per-block[0]: ]:
LookupError: KeyError:
Cannot find a conversion routine for conversion
ID
Input format:
sc16_item16_usrp1
Num inputs: 1
Output format: fc32
Num outputs:
3

I did not understand the origin of the problem and how to resolve
it.
Can anybody help me plz?

Regards,
Nada

This
message was sent using IMP, the Internet Messaging Program.

Discuss-gnuradio
mailing list
[email protected]

https://lists.gnu.org/mailman/listinfo/discuss-gnuradio

Clutching at
straws here, but what happens if you use 4 channels, and just attach the
fourth channel to a NULL sink?

3

I got the same error!

[email protected] a crit:

4

On 02 May 2013 12:25, Nada ABDELKADER wrote:

I got the same
error!

What version of UHD are you using?

Can you forward to the list
a minimum .grc file that shows the problem?

5

I’m using UHD 003.005.002-47-g4a860d74
I’m working on narrowband/tunnel.py. I changed the usrp_source call to
create 4 channels, I added all necessary connections.
I made those changes with two channels using the default fpga image
and it worked well.

[email protected] a écrit :