Forum: GNU Radio How much space on FPGA would be freed?

Announcement (2017-05-07): is now read-only since I unfortunately do not have the time to support and maintain the forum any more. Please see and for other Rails- und Ruby-related community platforms.
11d7aa1c72334e1525b6d5f928ed96db?d=identicon&s=25 Newell Jensen (Guest)
on 2008-10-16 06:46
(Received via mailing list)
Does anyone know just how much resources will be freed up by doing the
following (this is one of the FPGA/Verilog questions on the wiki)?

   - * I went through the mailing list and figured out that the current
   Verilog/VHDL code implementation occupies 95% of FPGA's resources.
   there were some mails that pointed that reducing some receiver
   functionalities could free some FPGA resources. How? *

 The header file config.vh (trunk?) controls the build configuration and
now functional. Modify it to use the file:
../include/common_config_1rxhb_1tx.vh. This is how:

 // Uncomment this for 1 RX channel (w/ halfband) & 1 transmit channel
 `include "../include/common_config_1rxhb_1tx.vh"

 This will free up a lot of space on the FPGA for experimentation!

Curious if anyone had done this.


Before enlightenment: chop wood, carry water
After enlightenment: code, build circuits
Fc3da6ed7be314cc1a8e662b6241cb28?d=identicon&s=25 Kyle Pearson (Guest)
on 2008-10-16 14:59
(Received via mailing list)
I don't remember exactly, but when I did this about 60% of the FPGA
resources were used.

This topic is locked and can not be replied to.