Hey All, I was wondering if there was a way to preload samples onto the FIFO buffer on the FPGA, so that I could theoretically loop through those samples and keep transmitting them? The idea was mentioned in this thread: http://lists.ettus.com/pipermail/usrp-users_lists.... , where the idea was briefly mentioned at the end, however I'm not sure if its actually possible or if anyone has done it before. If it is possible, can someone point me in the right direction? Thanks, Anisha
on 2012-10-26 00:16
Please log in before posting. Registration is free and takes only a minute.
Existing account
(Switch to SSL-encrypted connection)
NEW: Do you have a Google/GoogleMail or Yahoo account? No registration required!
Log in with Google account | Log in with Yahoo account
Log in with Google account | Log in with Yahoo account
No account? Register here.