Forum: GNU Radio As I hinted at in an earlier email, what we've done is

Announcement (2017-05-07): www.ruby-forum.com is now read-only since I unfortunately do not have the time to support and maintain the forum any more. Please see rubyonrails.org/community and ruby-lang.org/en/community for other Rails- und Ruby-related community platforms.
Jeffrey K. (Guest)
on 2007-06-07 18:20
(Received via mailing list)
"As I hinted at in an earlier email, what we've done is
create a custom verilog load that takes the data lines after the FIFO
but
before the CIC filter and routes some of them out to IO pins on the
daughtercard (which seem to be 0-3.3V LVTTL levels)."

Steven or anyone else. Is there any other or further work in this
arena?  I could find many uses for having access to IO pins on the
daughter card. Actually all I need is one LVTTL pin for an output on
my RFX1800.  Is this already possible and I am just not seeing it?

Thanks
Jeff
This topic is locked and can not be replied to.